Systolic Architecture for Computational Fluid Dynamics on FPGAs

@article{Sano2007SystolicAF,
  title={Systolic Architecture for Computational Fluid Dynamics on FPGAs},
  author={Kentaro Sano and Takanori Iizuka and Satoru Yamamoto},
  journal={15th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2007)},
  year={2007},
  pages={107-116}
}
This paper presents an FPGA-based flow solver based on the systolic architecture. We show that the fractional-step method employing central difference schemes can be expressed as a systolic algorithm, and therefore the systolic architecture is suitable for a dedicated processor to the flow solver. We have designed a 2D systolic array of cells, each of which has a micro-programmable data-path containing a MAC (multiplication and accumulation) unit and a local memory to store necessary data for… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 40 CITATIONS

FPGA Implementation of Viscous Function in a Package for Computational Fluid Dynamics

  • 2014 Second International Symposium on Computing and Networking
  • 2014
VIEW 6 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

Accelerating Unstructured Finite Volume Computations on FPGAs

VIEW 9 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

Dynamically reconfigurable flux limiter functions in MUSCL scheme

  • 7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)
  • 2012
VIEW 13 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

Modularizing flux limiter functions for a Computational Fluid Dynamics accelerator on FPGAs

  • 2009 International Conference on Field Programmable Logic and Applications
  • 2009
VIEW 11 EXCERPTS
CITES METHODS
HIGHLY INFLUENCED

Scalable FPGA-array for high-performance and power-efficient computation based on difference schemes

  • 2008 Second International Workshop on High-Performance Reconfigurable Computing Technology and Applications
  • 2008
VIEW 4 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

References

Publications referenced by this paper.
SHOWING 1-10 OF 20 REFERENCES

Systolic computational memory approach to high-speed codebook design

  • Proceedings of the Fifth IEEE International Symposium on Signal Processing and Information Technology, 2005.
  • 2005
VIEW 4 EXCERPTS
HIGHLY INFLUENTIAL

Hardware/Software Approach to Molecular Dynamics on Reconfigurable Computers

  • 2006 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
  • 2006
VIEW 1 EXCERPT

Time domain numerical simulation for transient waves on reconfigurable coprocessor platform

  • 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM'05)
  • 2005
VIEW 1 EXCERPT

A systolic memory architecture for fast codebook design based on MMPDCL algorithm

  • International Conference on Information Technology: Coding and Computing, 2004. Proceedings. ITCC 2004.
  • 2004
VIEW 2 EXCERPTS

Accelerating seismic migration using FPGA-based coprocessor platform

  • 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines
  • 2004
VIEW 1 EXCERPT

Similar Papers

Loading similar papers…