Corpus ID: 222066583

System measurement of Intel AEP Optane DIMM

  title={System measurement of Intel AEP Optane DIMM},
  author={Tianyue Lu and Haiyang Pan and Mingyu Chen},
In recent years, memory wall has been a great performance bottleneck of computer system. To overcome it, Non-Volatile Main Memory (NVMM) technology has been discussed widely to provide a much larger main memory capacity. Last year, Intel released AEP Optane DIMM, which provides hundreds of GB capacity as a promising replacement of traditional DRAM memory. But as most key parameters of AEP is not open to users, there is a need to get to know them because they will guide a direction of further… Expand


System evaluation of the Intel optane byte-addressable NVM
This work provides an in-depth evaluation of the first commercially available byte-addressable NVM -- the Intel Optane® DC™ persistent memory and employs two fine-grained allocation policies to control traffic distribution between DRAM and NVM. Expand
Scalable high performance main memory system using phase-change memory technology
This paper analyzes a PCM-based hybrid main memory system using an architecture level model of PCM and proposes simple organizational and management solutions of the hybrid memory that reduces the write traffic to PCM, boosting its lifetime from 3 years to 9.7 years. Expand
Exploring DRAM cache architectures for CMP server platforms
This paper investigates the impact of introducing a low latency, large capacity and high bandwidth DRAM-based cache between the last level SRAM cache and memory subsystem, and identifies the most efficient DRAM cache organization. Expand
TDV Cache: Organizing Off-Chip DRAM Cache of NVMM from a Fusion Perspective
A novel cache scheme is proposed, TDV, that fuses three different types of cache together to take their advantages and has a performance improvement over state-of-the-art direct-mapped (Alloy cache) and set-associative cache (ATCache) with same DRAM and SRAM capacity. Expand
An Empirical Guide to the Behavior and Use of Scalable Persistent Memory
The basic characteristics of Intel's new 3D XPoint DIMM are investigated, taking special note of the particular ways in which its performance is peculiar relative to traditional DRAM or other past methods used to emulate NVM. Expand
Unison Cache: A Scalable and Effective Die-Stacked DRAM Cache
Unison Cache incorporates the tag metadata directly into the stacked DRAM to enable scalability to arbitrary stacked-DRAM capacities and employs large, page-sized cache allocation units to achieve high hit rates and reduction in tag overheads. Expand
A review of emerging non-volatile memory (NVM) technologies and applications
High-performance and low-cost emerging NVMs may simplify memory hierarchy, introduce non-volatility in logic gates and circuits, reduce system power, and enable novel architectures, and Storage-class memory (SCM) based on high-density NVMs could fill the performance and density gap between memory and storage. Expand
Enabling Efficient and Scalable Hybrid Memories Using Fine-Granularity DRAM Cache Management
This paper reduces the overhead of fine-granularity DRAM caches by only caching the metadata for recently accessed rows on-chip using a small buffer, and develops an adaptive policy to choose the best granularity when migrating data into DRAM. Expand
Twin-Load: Bridging the Gap between Conventional Direct-Attached and Buffer-on-Board Memory Systems
This work proposes Twin-Load technology to enable one processor to support both direct-attached and BOB memory over standard DDR interfaces with minimal processor modifications, and builds an asynchronous protocol over the existing, synchronous interface by splitting each memory read into twinned loads. Expand
Resistance switching for RRAM applications
This paper presents the current understanding of RRAM technology, and indicates that the data stability against high temperature and cycling wear is very robust, allowing new NVM applications in a variety of markets. Expand