System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design

  title={System-Level Buffer Allocation for Application-Specific Networks-on-Chip Router Design},
  author={Jingcao Hu and {\"U}mit Y. Ogras and R. Marculescu},
  journal={IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems},
  • Jingcao Hu, Ümit Y. Ogras, R. Marculescu
  • Published 2006
  • Engineering, Computer Science
  • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
  • In this paper, a novel system-level buffer planning algorithm that can be used to customize the router design in networks-on-chip (NoCs) is presented. More precisely, given the traffic characteristics of the target application and the total budget of the available buffering space, the proposed algorithm automatically assigns the buffer depth for each input channel, in different routers across the chip, such that the overall performance is maximized. This is in deep contrast with the uniform… CONTINUE READING
    196 Citations
    Input buffer planning for network-on-chip router design
    • Y. Yin, Shuming Chen, X. Hu
    • Computer Science
    • 2010 International Conference on Computer Application and System Modeling (ICCASM 2010)
    • 2010
    • 2
    An application-specific buffer allocation algorithm for network-on-chip
    • 2
    Buffer planning for application-specific networks-on-chip design
    Optimal Buffering Resources Allocation of On-Chip Networks with Finite Buffers
    • L. Wang
    • Computer Science
    • 2011 4th International Conference on Intelligent Networks and Intelligent Systems
    • 2011
    • 3
    • Highly Influenced
    An Application-Specific Buffer Allocation Algorithm
    A buffer-space allocation approach for application-specific Network-on-Chip
    • 10
    System Level Delay Modeling for Network-on-Chip
    • Z. Fang, Wu Ning
    • Computer Science
    • 2013 Fourth World Congress on Software Engineering
    • 2013
    • 1
    Traffic-aware buffer reconfiguration in on-chip networks
    • 1
    Power-Performance Analysis of Networks-on-Chip With Arbitrary Buffer Allocation Schemes
    • 16
    • Highly Influenced


    Energy- and performance-aware mapping for regular NoC architectures
    • Jingcao Hu, R. Marculescu
    • Computer Science
    • IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
    • 2005
    • 637
    • PDF
    Buffer implementation for Proteo network-on-chip
    • 61
    • Highly Influential
    Bandwidth-constrained mapping of cores onto NoC architectures
    • S. Murali, G. D. Micheli
    • Computer Science
    • Proceedings Design, Automation and Test in Europe Conference and Exhibition
    • 2004
    • 707
    • PDF
    On-chip traffic modeling and synthesis for MPEG-2 video applications
    • 216
    • PDF
    A network on chip architecture and design methodology
    • S. Kumar, A. Jantsch, +5 authors A. Hemani
    • Engineering, Computer Science
    • Proceedings IEEE Computer Society Annual Symposium on VLSI. New Paradigms for VLSI Systems Design. ISVLSI 2002
    • 2002
    • 1,270
    • PDF
    Concepts and Implementation of the Philips Network-on-Chip
    • 109
    • PDF
    "It's a small world after all": NoC performance optimization via long-range link insertion
    • 400
    • PDF
    An interconnect channel design methodology for high performance integrated circuits
    • 39
    Trade Offs in the Design of a Router with Both Guaranteed and Best-Effort Services for Networks on Chip
    • 509
    • PDF
    An architecture and compiler for scalable on-chip communication
    • 94
    • PDF