Synthesis of heterogeneous pipelined multiprocessor systems using ILP: jpeg case study

@inproceedings{Javaid2008SynthesisOH,
  title={Synthesis of heterogeneous pipelined multiprocessor systems using ILP: jpeg case study},
  author={Haris Javaid and Sri Parameswaran},
  booktitle={CODES+ISSS},
  year={2008}
}
Streaming applications can be implemented with a pipeline of processors. Each processor in the pipeline can be an application Specific Instruction Set Processor (ASIP) with the result being a heterogeneous pipelined MPSoC system. Since ASIPs can be of differing configurations, finding the optimal set of configurations for a multiprocessor architecture is a difficult problem. In this paper, we obtain an optimal system design for a set of processors which execute a multimedia application. The… CONTINUE READING

Citations

Publications citing this paper.
Showing 1-10 of 11 extracted citations

Energy-Efficient Adaptive Pipelined MPSoCs for Multimedia Applications

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2014
View 4 Excerpts

Multi-ASIP platform synthesis for real-time applications

2013 8th IEEE International Symposium on Industrial Embedded Systems (SIES) • 2013
View 1 Excerpt

Optimal synthesis of latency and throughput constrained pipelined MPSoCs targeting streaming applications

2010 IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS) • 2010
View 6 Excerpts

Rapid Design Space Exploration of Application Specific Heterogeneous Pipelined Multiprocessor Systems

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2010
View 10 Excerpts

Rapid runtime estimation methods for pipelined MPSoCs

2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010) • 2010
View 13 Excerpts

Similar Papers

Loading similar papers…