Synthesis of VHDL concurrent processes


This paper presents two methods for synthesis of VHDL specifications containing concurrent processes. Our main objective is to preserve simulation/synthesis correspondence during high-level synthesis and to produce hardware that operates with a high degree of parallelism. The first method supports an unrestricted use of signals and wait statements and… (More)

4 Figures and Tables


  • Presentations referencing similar topics