Synthesis and Implementation of UART Using VHDL Codes

@article{Wakhle2012SynthesisAI,
  title={Synthesis and Implementation of UART Using VHDL Codes},
  author={Garima Wakhle and Ishita Aggarwal and Shruti Gaba},
  journal={2012 International Symposium on Computer, Consumer and Control},
  year={2012},
  pages={1-3}
}
The proposed paper describes the universal asynchronous receiver/transmitter i.e. UART which is the kind of serial communication protocol which allows the full duplex communication in serial link. This paper presents the hardware implementation of a high speed and efficient UART using FPGA. The UART consists of three main components namely transmitter, receiver and baud rate generator which is nothing but the frequency divider. This has been simulated on ModelSim SE 10.0a and has been… CONTINUE READING
Highly Cited
This paper has 21 citations. REVIEW CITATIONS