Synthesis Comparison of Karatsuba Multiplierusing Polynomial Multiplication, Vedic Multiplier and Classical Multiplier

@article{Mishra2012SynthesisCO,
  title={Synthesis Comparison of Karatsuba Multiplierusing Polynomial Multiplication, Vedic Multiplier and Classical Multiplier},
  author={S. Mishra and M. Pradhan},
  journal={International Journal of Computer Applications},
  year={2012},
  volume={41},
  pages={13-17}
}
  • S. Mishra, M. Pradhan
  • Published 2012
  • Computer Science
  • International Journal of Computer Applications
  • In this paper, the authors have compared the efficiency of the Karatsuba multiplier using polynomial multiplication with the multiplier implementing Vedic mathematics formulae (sutras), specifically the Nikhilam sutra. The multipliers have been implemented using Spartan 2 xc2s200 pq208 FPGA device having speed grade of -6. The proposed Karatsuba multiplier has been found to have better efficiency than the multipliers involving Vedic mathematics formulae. General Terms Karatsuba algorithm, Vedic… CONTINUE READING
    5 Citations

    Figures, Tables, and Topics from this paper

    References

    SHOWING 1-10 OF 28 REFERENCES
    MAC Implementation using Vedic Multiplication Algorithm
    • 11
    • PDF
    Power Attack Resistant Efficient FPGA Architecture for Karatsuba Multiplier
    • 25
    Speed Comparison of 16x16 Vedic Multipliers
    • 42
    Area efficient hardware implementation of elliptic curve cryptography by iteratively applying Karatsuba's method
    • 54
    • PDF
    Generalizations of the Karatsuba Algorithm for Efficient Implementations
    • 163
    • PDF
    Journal of Computer Applications
    • Journal of Computer Applications
    • 2012