Synchronously triggered GALS design templates leveraging QDI asynchronous interfaces

@article{Gul2016SynchronouslyTG,
  title={Synchronously triggered GALS design templates leveraging QDI asynchronous interfaces},
  author={Waqas Gul and Syed Rafay Hasan and Osman Hasan and Faiq Khalid Lodhi and Falah R. Awwad},
  journal={2016 IEEE International Symposium on Circuits and Systems (ISCAS)},
  year={2016},
  pages={2615-2618}
}
Single clock distribution over a large high performance chip can be very challenging. This led to evolution of globally asynchronous and locally Synchronous (GALS) systems in modern deep sub-micron (DSM) technology. In GALS mostly bundled data protocols which are based on handshake mechanism, are used for data transfer. But these protocols rely on timing assumptions between handshake signals and data values that causes timing closure problems, which poses strict constraints in system-on-chip… CONTINUE READING

Figures, Tables, and Topics from this paper.

References

Publications referenced by this paper.
SHOWING 1-10 OF 20 REFERENCES

Single-track asynchronous pipeline templates using 1-of-N encoding

  • Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition
  • 2002
VIEW 3 EXCERPTS
HIGHLY INFLUENTIAL

" Cyberphysical system security for networked industrial processes

S. R. Hasan W. Gul, O. Hasan
  • " International Journal of Automation and Computing
  • 2015

Clock domain crossing (CDC) for inter-logic-layer communication in 3-D ICs

  • 2014 IEEE 12th International New Circuits and Systems Conference (NEWCAS)
  • 2014

Low-Latency Maximal-Throughput Communication Interfaces for Rationally Related Clock Domains

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2014
VIEW 1 EXCERPT

Yield aware inter-logic-layer communication in 3-D ICs: Early design stage recommendations

  • 2014 IEEE 57th International Midwest Symposium on Circuits and Systems (MWSCAS)
  • 2014