Highly Influenced

5 Excerpts

@article{Burch1994SymbolicMC, title={Symbolic model checking for sequential circuit verification}, author={Jerry R. Burch and Edmund M. Clarke and David E. Long and Kenneth L. McMillan and David L. Dill}, journal={IEEE Trans. on CAD of Integrated Circuits and Systems}, year={1994}, volume={13}, pages={401-424} }

- Published in IEEE Trans. on CAD of Integrated Circuits and…1994
DOI:10.1109/43.275352

The temporal logic model checking algorithm of Clarke, Emerson, and Sistla [17] is modified to represent state graphs using binary decision diagrams (BDD’s) [7] and partitioned trunsirion relations [lo], 1111. Because this representation captures some of the regularity in the state space of circuits with data path logic, we are able to verify circuits with an extremely large number of states. We demonstrate this new technique on a synchronous pipelined design with approximately 5 x states. Our… CONTINUE READING

SHOWING 1-10 OF 381 CITATIONS, ESTIMATED 24% COVERAGE

Highly Influenced

5 Excerpts

Highly Influenced

4 Excerpts

Highly Influenced

5 Excerpts

Highly Influenced

5 Excerpts

Highly Influenced

18 Excerpts

Highly Influenced

6 Excerpts

Highly Influenced

8 Excerpts

Highly Influenced

5 Excerpts

Highly Influenced

21 Excerpts

Highly Influenced

4 Excerpts

**19**Highly Influenced Citations**Averaged 7 Citations**per year over the last 3 years

Loading similar papers…