Corpus ID: 18873125

Symbolic Computation of the Valid States of aSequential Machine : Algorithms and DiscussionOlivier

@inproceedings{Coudert1991SymbolicCO,
  title={Symbolic Computation of the Valid States of aSequential Machine : Algorithms and DiscussionOlivier},
  author={Coudert and J. Christophe and MadreBull and CenterRue and Jean Jaur},
  year={1991}
}
  • Coudert, J. Christophe, +2 authors Jean Jaur
  • Published 1991
  • Computing the valid states of a sequential machine is a problem that appears in several veriication and synthesis processes. The computation of the image of a vectorial function is the main operation required to solve this problem. The aim of this paper is to show how the image computation can be symbolically performed, and to discuss the complexities and behaviors of several approaches. We propose a parametric algorithm that performs the image computation. Several instances of this algorithm… CONTINUE READING

    References

    SHOWING 1-10 OF 24 REFERENCES
    Symbolic Model Checking: 10^20 States and Beyond
    • 3,177
    Implicit state enumeration of finite state machines using BDD's
    • 461
    • PDF
    Verification of Synchronous Sequential Machines Based on Symbolic Execution
    • 415
    • Highly Influential
    • PDF
    Test generation for highly sequential circuits
    • A. Ghosh, S. Devadas, A. Newton
    • Mathematics, Computer Science
    • 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers
    • 1989
    • 86
    • PDF
    Don't care minimization of multi-level sequential logic networks
    • B. Lin, H. Touati, A. Newton
    • Computer Science
    • 1990 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers
    • 1990
    • 80
    • PDF
    Evaluation and improvement of Boolean comparison method based on binary decision diagrams
    • M. Fujita, H. Fujisawa, N. Kawato
    • Mathematics, Computer Science
    • [1988] IEEE International Conference on Computer-Aided Design (ICCAD-89) Digest of Technical Papers
    • 1988
    • 259
    • PDF
    Madre, \A Uni ed Framework for the Formal Ver- i cation of Sequential Circuits
    • in Proc. of ICCAD'90,
    • 1990
    Veri cation of Sequential Ma- chines Using Boolean Functional Vectors", in Proc. of the IFIP Int'l Workshop, Applied Formal Methods for Correct VLSI
    • 1989