Subthreshold leakage control techniques for low power digital circuits

  title={Subthreshold leakage control techniques for low power digital circuits},
  author={James T. Kao},
Scaling and power reduction trends in future technologies will cause subthreshold leakage currents to become an increasingly large component of total power dissipation. As a result, new techniques are needed in order to provide high performance and low power circuit operation. This dissertation develops new circuit techniques that exploit dual threshold voltages and body biasing in order to reduce subthreshold leakage currents in both standby and active modes. To address standby leakage… CONTINUE READING
Highly Cited
This paper has 20 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.
12 Citations
65 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 12 extracted citations


Publications referenced by this paper.
Showing 1-10 of 65 references

A 1-V High-Speed MTCMOS Circuit Scheme for Power-Down Application Circuits

  • S. Shigematsu, S. Mutoh, Y. Matsuya, Y. Tanabe, J. Yamada
  • IEEE JSSC, vol. 32, no. 6, pp.861-869, June 1997.
  • 1997
Highly Influential
5 Excerpts

1V Multithreshold- Voltage CMOS Digital Signal Processor for Mobile Phone Application

  • S. Mutoh, S. Shigematsu, Y. Matsuya, H. Fukada, T. Kaneko, J. Yamada
  • IEEE JSSC, vol. 31,
  • 1996
Highly Influential
5 Excerpts

Back gated CMOS on SOIAS for dynamic threshold control, “Proceedings IEDM

  • I. Yang, C. Vieri, A. Chandraksan, D. Antoniadis
  • 1995
Highly Influential
8 Excerpts

Similar Papers

Loading similar papers…