Corpus ID: 17986538

Substrate Resistance Extraction for Physics-based Layout Verification

  title={Substrate Resistance Extraction for Physics-based Layout Verification},
  author={T. Smedes},
  • T. Smedes
  • Published 1993
  • Engineering
  • Resistive coupling effects via the substrate may damage circuit behaviour of VLSI chips. In order to analyze the influence of the substrate on the circuit behaviour of VLSI chips the admittance matrix of the substrate must be known. This paper describes a Boundary Element Method for the calculation of this matrix. The method uses a Green’s function for the bounded 3D medium. The advantage of this approach is that only those parts of the boundary where current passes — such as substrate contacts… CONTINUE READING
    6 Citations

    Figures and Tables from this paper

    Substrate optimization based on semi-analytical techniques
    • 43
    • PDF
    A Boundary Element Method for Substrate Cross-talk Analysis
    • 3
    Semi-analytical techniques for substrate characterization in the design of mixed-signal ICs
    • 4
    • PDF
    Substrate Noise Coupling in SoC Design: Modeling, Avoidance, and Validation
    • 111


    Resistance calculations for thin film patterns
    • 103
    An analytical technique for calculation of distributed resistance in a rectangular domain
    • 1
    • Highly Influential
    The Boundary Element Method for Engineers
    • 1,578
    • Highly Influential
    Differential Equations of Applied Mathematics
    • 110