Submicron VLSI memory circuits

@article{Mano1983SubmicronVM,
  title={Submicron VLSI memory circuits},
  author={T. Mano and J. Yamada and J. Inoue and S. Nakajima},
  journal={1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers},
  year={1983},
  volume={XXVI},
  pages={234-235}
}
  • T. Mano, J. Yamada, +1 author S. Nakajima
  • Published 1983
  • Computer Science
  • 1983 IEEE International Solid-State Circuits Conference. Digest of Technical Papers
cell, alpha-induced soft-errors, are a serious problem. A solution is an on-chip ECC technique using bidirectional parity checking. A logic diagram of a RAM with on-chip ECC circuits is shown in Figure 1. In addition to (k x m) fundamental memory cells, (k tm) parity cells are connected with each word line. All of the cells along the same word line compose an ECC data set for bidirectional parity checking. Each element of this data in the fundamental memory cells belong t o two imaginary groups… Expand
A 4-Mbit DRAM with 16-bit concurrent ECC
TLDR
A 256 K-word*16-bit dynamic RAM with concurrent 16-bit error correction code (ECC) has been built in 0.8- mu m CMOS technology, with double-level metal and surrounding high-capacitance cell, which allows for expansion to 16-Mb DRAM. Expand
A new VLSI memory cell using capacitance coupling (CC cell)
A new VLSI memory cell is proposed, which offers a small cell area, about 6F2(F is the feature size), readout signal gain, and high alpha-particle immunity. Since it employs capacitance coupling in aExpand
Circuit techniques for a VLSI memory
This paper describes circuit techniques necessary for dynamic RAMs with high-packing density to implement submicron device technology. An on-chip error checking and correcting technique usingExpand
On-Chip Voltage Generators
On-chip voltage generation [5.1–5.8] is becoming increasingly important for memory LSI design, as well as for other LSI designs. This importance is being accelerated by a recent trend towardExpand
A Capacitance-Coupled Bit Line Cell
A 38-/spl mu/m/sup 2/ dynamic random-access memory (dRAM) cell with a capacitance-coupled bit line (CCB) approach is described. This cell enables a storage capacitor area 2-2.5 times larger thanExpand
An experimental 4-Mbit CMOS DRAM
A 4-Mb dynamic RAM has been designed and fabricated using 1.0-/spl mu/m twin-tub CMOS technology. The memory array consists of trenched n-channel depletion-type capacitor cells in a p-well. Very highExpand
A 1-Mbit BiCMOS DRAM using Temperature Compensation Circuit Techniques
A temperature-compensation circuit technique for a dynamic random-access memory (DRAM) with an on-chip voltage limiter is evaluated using a 1-Mb BiCMOS DRAM. It was found that a BiCMOS bandgapExpand
An experimental 1 Mbit DRAM based on high S/N design
TLDR
Three developments are proposed: a corrugated capacitor (memory) cell, a multidivided data line structure, and an on-chip voltage limiter that result in an improvement in signal-to-noise ratio by a factor of about 22 and provision for single 5-V operation. Expand
Semiconductor memory trends
  • S. Asai
  • Computer Science
  • Proceedings of the IEEE
  • 1986
TLDR
A thorough investigation is needed to clarify and overcome mechanisms of phenomena which dominate device reliability and degradation, and integrating various data processing, as well as data storing, functions on a chip is the key to adding values to semiconductor memories. Expand
A sense and restore technique for multilevel DRAM
A technique for storing and retrieving 2 b of data encoded as 4 voltage levels in a single DRAM memory cell is described. The 4 data levels and sense amplifier reference levels are created throughExpand
...
1
2
3
...