Study of high speed interconnects of multiple dies stack structure with Through-Silicon-Via (TSV)


Die stacking is widely adopted for high chip count systems to reduce the requirement of substrate area. The incorporation of Through-Silicon-Via (TSV) as vertical interconnects further reduces the interconnect path length from the top die to substrate. As the fabrication resolution keeps on shrinking, devices of even higher chip count are required to be… (More)


11 Figures and Tables

Slides referencing similar topics