Study of "Look-Aside" Memory

@article{Lee1969StudyO,
  title={Study of "Look-Aside" Memory},
  author={Francis F. Lee},
  journal={IEEE Transactions on Computers},
  year={1969},
  volume={C-18},
  pages={1062-1064}
}
  • F. Lee
  • Published 1 November 1969
  • Psychology, Biology
  • IEEE Transactions on Computers
A small, but fast, associative memory can be used in a "look-aside" manner to improve the overall memory performance of a computer. For a 128-cell 100-ns associate memory working with a 1-us main memory, the effective memory cycle time is reduced to between 350-to 400-ns. 
View on IEEE
doi.ieeecomputersociety.org
36 Citations
Highly Influential Citations
2
Background Citations
5
Methods Citations
3

Figures from this paper

36 Citations

Some Effects of Advances in Memory System Technology on Computer Organization
Technological improvements in memory systems in the '70s are expected to have a significant impact on computer organization. The expected advances will result in associative memories at reasonable…
The cost and performance tradeoffs of buffered memories
TLDR
The study indicates that the flagged registered swap algorithm is superior to three other common algorithms used and it is shown that when jobs are switched, a substantial number of memory requests are required before the buffer fills and gives a high hit ratio.
Cache-based Computer Systems
TLDR
A cache-based computer system employs a fast, small memory interposed between the usual processor and main memory that provides a smaller ratio of memory access times, and holds the processor idle while blocks of data are being transferred from main memory to cache rather than switching to another task.
Tutorial Series 13 Computer Memory Systems
Because there are no very fast, cheap, reliable memories on the technological horizon, memory hierarchies will continue to play a key role in computer system design.
The Performance of Small Cache Memories in Minicomputer Systems with Several Processors
The evolution of the last years has shown that with improving technological possibilities, concepts of cache and hierarchical memories must be taken into consideration also for minicomputer systems…
Implementation of a Buffer Memory in Minicomputers
The cache memory concept was developed in an effort to improve the performance of large-scale computers. This has produced machines with the advantages of short cycle times without the added cost of…
Forty five years of computer architecture-all that's old is new again
  • H. Cragon
  • Art
    Proceedings 1999 IEEE International Conference on Computer Design: VLSI in Computers and Processors (Cat. No.99CB37040)
  • 1999
TLDR
It is found that most of the performance-improvement advances in computer microarchitecture have been based on the exploitation of only two ideas: locality and pipelining.
An Investigation of Alternative Cache Organizations
An investigation of the various cache schemes that are practical for a minicomputer has been found to provide considerable insight into cache organization. Simulations are used to obtain data on the…
Characterizing the Storage Process and Its Effect on the Update of Main Memory by Write Through
TLDR
It is proposed that write throughs to main memory be buffered, thus reducing the probability that the CPU will have to walt for a mare memory write operation to take place.
Cache memory systems for multiprocessor architecture
TLDR
By appropriate cache system design, adequate memory system speed can be achieved to keep the processors busy and smaller cache memories are required for dedicated processors than for standard processors.
...
...

References

SHOWING 1-4 OF 4 REFERENCES
Design of Univac®-LARC system: I
This talk is a progress report and in many respects a final report on the Univac® --- LARC system which has been developed by Remington Rand Univac. It is a companion not only to another talk on LARC…
Considerations in the design of a computer with high logic - to - memory speed ratio , " Proc . Gigacycle Computing Systems , January 29 - February 2 , 1962
    Considerations in the design of a computer with high logic-to-memory speed ratio
    • Proc. Gigacycle Computing Systems, January 29-February 2, 1962. AIEE Special Publ. S-136, pp. 53-63.
    • 1962
    Lookaside memory implementation
    • Project MAC Memorandum MAC-M-99, August 19, 1963. 1.0 V 0.8 0.6 a 0.4 0.2 Ar .0 0.8 0.6 a 0.4 0.2 1064 1.
    • 1963