Structural Aspects of the System/360 Model 85 II: The Cache

  title={Structural Aspects of the System/360 Model 85 II: The Cache},
  author={John S. Liptay},
  journal={IBM Syst. J.},
  • J. Liptay
  • Published 1 March 1968
  • Computer Science
  • IBM Syst. J.
The cache, a high-speed buffer establishing a storage hierarchy in the Model 85, is discussed in depth in this part, since it represents the basic organizational departure from other SYSTEM/360 computers. Discussed are organization and operation of the cache, including the mechanisms used to locate and retrieve data needed by the processor. The internal performance studies that led to use of the cache are described, and simulated performance of the chosen configuration is compared with… 

Figures and Tables from this paper

Cache-DASD Storage Design for Improving System Performance

It is shown that a cache as a high-speed intermediary between the processor and DASD is a major and effective step toward matching processor speed and DasD speed.

On Performance Studies of Processor Oriented Cache Configurations

It is concluded that very simple models can quite accurately predict such performance improvements if properly abstracted from the actual or proposed system architecture and can do so with a small expenditure of computer time and human effort.

The Performance of Small Cache Memories in Minicomputer Systems with Several Processors

The evolution of the last years has shown that with improving technological possibilities, concepts of cache and hierarchical memories must be taken into consideration also for minicomputer systems

Cache Memories

design issues. Specific aspects of cache memories tha t are investigated include: the cache fetch algorithm (demand versus prefetch), the placement and replacement algorithms, line size,

Cache system design in the tightly coupled multiprocessor system

System requirements in the multiprocessor environment as well as the cost-performance trade-offs of the cache system design are given in detail and the possibility of sharing the Cache system hardware with other multiprocessioning facilities (such as dynamic address translation, storage protection, locks, serialization, and the system clocks) is discussed.

System/360 and Bayond

  • A. Padegs
  • Computer Science
    IBM J. Res. Dev.
  • 1981
The evolution of modern large-scale computer architecture within IBM is described, starting with the announcement of System/360 in 1964 and covering the latest extensions to System/370. Emphasis is

Architecture of the IBM system/370

The design considerations for the architectural extensions that distinguish System/370 from System/360 are discussed, which covers virtual storage, program control, data-manipulation instructions, timing facilities, multiprocessing, debugging and monitoring, error handling, and input/output operations.

An Investigation of Alternative Cache Organizations

An investigation of the various cache schemes that are practical for a minicomputer has been found to provide considerable insight into cache organization. Simulations are used to obtain data on the

The Efficient Use of Buffer Storage

An approach of representing the degree of association between variables for a given program is discussed and an associative assignment of program variables into main storage in order to imp rove the hit rate is described.

Determination of Cache's Capacity and its Matching Storage Hierarchy

  • C. Chow
  • Computer Science
    IEEE Transactions on Computers
  • 1976
The optimum capacity of a cache memory with given access time is determined analytically based upon a model of linear storage hierarchies wherein both the hit ratio function and the device



The term cache is synonymous with high-speed buffer, as used in other Model 85 documentation

  • The term cache is synonymous with high-speed buffer, as used in other Model 85 documentation