Steps in the Verification of an Occam-to-FPGA Compiler.

@inproceedings{Peel2004StepsIT,
  title={Steps in the Verification of an Occam-to-FPGA Compiler.},
  author={Roger M. A. Peel and Wong Han Feng and Javier},
  booktitle={PDPTA},
  year={2004}
}
This paper reports on the progress made in developing techniques for the verification of an Occam to FPGA compiler. Communicating Sequential Processes (CSP) has been used to model the circuits generated by our compiler. This CSP has then been subjected to tests for deadlock and livelock freedom using the Failures-Divergence Refinement tool (FDR, [6]). In addition, FDR has been used to prove that the circuits emitted have behaviours equivalent to CSP specifications of the original Occam source… CONTINUE READING

From This Paper

Figures, tables, and topics from this paper.

Citations

Publications citing this paper.

References

Publications referenced by this paper.
Showing 1-6 of 6 references

The Kent Retargettable occam Compiler. in "Parallel Processing Developments

D. C. Wood, P. H. Welch
1996
View 1 Excerpt

Accelerate FPGA Macros with One-Hot Approach

S. Knapp
Electronic Design , • 1990
View 1 Excerpt