Statistical modeling of gate-delay variation with consideration of intra-gate variability

@inproceedings{Okada2003StatisticalMO,
  title={Statistical modeling of gate-delay variation with consideration of intra-gate variability},
  author={Ken-ichi Okada and Kento Yamaoka and Hidetoshi Onodera},
  booktitle={ISCAS},
  year={2003}
}
This paper proposes a model to calculate slatistical gate-delay variation caused by intra-chip and inter-chip variabilities. The variation of each gate delay directly influences the variation of circuit delay, so it is important to characterize each gate-delay variation accurately. Our model characterizes the gate delay by transistor characferistics. Every transistor in a gate affects the transient characteristics of the gate, so it is indispensable to consider the intra-gate variability for… CONTINUE READING

References

Publications referenced by this paper.
Showing 1-4 of 4 references

Matching Response Surfaces

  • N. R. Draper G. E. Box, A. Duinmaijer M. Pelgrom, A. Welbers
  • Delay Model for Intra - chip and Inter - chip…
  • 1987

Circuit Performance Variability Decomposition

  • C. Spanos M. Orshansky, C. Hu

Nessif , “ Modeling and Analysis of Manufacturing Variations

  • J. D. Meindl
  • Impact of Within - Die Parameter Fluctuations on…

Similar Papers

Loading similar papers…