Statistical modeling and post manufacturing configuration for scaled analog CMOS

@article{Keskin2010StatisticalMA,
  title={Statistical modeling and post manufacturing configuration for scaled analog CMOS},
  author={G{\"o}kçe Keskin and Jonathan E. Proesel and Lawrence T. Pileggi},
  journal={IEEE Custom Integrated Circuits Conference 2010},
  year={2010},
  pages={1-4}
}
Process variations in advanced CMOS process nodes limit the benefits of scaling for analog designs. In the presence of increasing random intra-die variations, mismatch becomes a significant design challenge in circuits such as comparators. In this paper we describe and demonstrate the details of a statistical element selection (SES) methodology that relies on choosing a subset of selectable circuit elements (e.g., input transistors in a comparator) to achieve the desired specification (e.g… CONTINUE READING
Highly Cited
This paper has 20 citations. REVIEW CITATIONS

From This Paper

Figures, tables, and topics from this paper.
15 Citations
5 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 15 extracted citations

References

Publications referenced by this paper.
Showing 1-5 of 5 references

A multi standard, multiband SoC with integrated BT, FM, WLAN radios and integrated power amplifier

  • C. P. Lee
  • IEEE Int. Solid- State Circuits Conf. Dig. Tech…
  • 2010
1 Excerpt

Similar Papers

Loading similar papers…