Statistical Fault Injection


A method for statistical fault injection (SFI) into arbitrary latches within a full system hardware-emulated model is validated against particle-beam-accelerated SER testing for a modern microprocessor. As performed on the IBM POWER6 microprocessor, SFI is capable of distinguishing between error handling states associated with the injected bit flip. Methodologies to perform random and targeted fault injection are presented.

DOI: 10.1109/DSN.2008.4630080

Extracted Key Phrases

8 Figures and Tables

Cite this paper

@article{Ramachandran2008StatisticalFI, title={Statistical Fault Injection}, author={Pradeep Ramachandran and Prabhakar Kudva and Jeffrey W. Kellington and John Schumann and Pia Sanda}, journal={2008 IEEE International Conference on Dependable Systems and Networks With FTCS and DCC (DSN)}, year={2008}, pages={122-127} }