Static analysis for fast and accurate design space exploration of caches

  title={Static analysis for fast and accurate design space exploration of caches},
  author={Yun Liang and Tulika Mitra},
Application-specific system-on-chip platforms create the opportunity to customize the cache configuration for optimal performance with minimal chip estate. Simulation, in particular trace-driven simulation, is widely used to estimate cache hit rates. However, simulation is too slow to be deployed in the design space exploration, specially when it involves hundreds of design points and huge traces or long program execution. In this paper, we propose a novel static analysis technique for rapid… CONTINUE READING


Publications citing this paper.
Showing 1-10 of 13 extracted citations

Advanced Computer Architecture

Communications in Computer and Information Science • 2018
View 4 Excerpts
Highly Influenced

Speeding up single pass simulation of PLRUt caches

The 20th Asia and South Pacific Design Automation Conference • 2015
View 1 Excerpt

A scorchingly fast FPGA-based Precise L1 LRU cache simulator

2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC) • 2014
View 2 Excerpts

Rapid design space exploration of two-level unified caches

2014 IEEE International Symposium on Circuits and Systems (ISCAS) • 2014
View 1 Excerpt

An Efficient Compiler Framework for Cache Bypassing on GPUs

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems • 2013
View 1 Excerpt

Precise timing analysis for direct-mapped caches

2013 50th ACM/EDAC/IEEE Design Automation Conference (DAC) • 2013
View 1 Excerpt


Publications referenced by this paper.
Showing 1-2 of 2 references

Similar Papers

Loading similar papers…