Speeding Up Cycle Based Logic Simulation Using Graphics Processing Units

@article{Sen2011SpeedingUC,
  title={Speeding Up Cycle Based Logic Simulation Using Graphics Processing Units},
  author={Alper Sen and Baris Aksanli and Murat Bozkurt},
  journal={International Journal of Parallel Programming},
  year={2011},
  volume={39},
  pages={639-661}
}
Verification has grown to dominate the cost of electronic system design, consuming about 60% of design effort. Among several verification techniques, logic simulation remains the major verification technique. Speeding up logic simulation results in great savings and shorter time-to-market. We parallelize logic simulation using Graphics Processing Units (GPUs). In the past, GPUs were special-purpose application accelerators, suitable only for conventional graphics applications. The new… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-8 OF 8 CITATIONS

Parallelization of Cycle-Based Logic Simulation

  • Parallel Processing Letters
  • 2017
VIEW 10 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

Optimising simulation data structures for the Xeon Phi

  • 2016 International Conference on High Performance Computing & Simulation (HPCS)
  • 2016
VIEW 3 EXCERPTS
CITES RESULTS & METHODS

Efficient Data Encoding for Improving Fault Simulation Performance on GPUs

  • 2013 International Symposium on Electronic System Design
  • 2013
VIEW 1 EXCERPT

Electronic Design Automation with Graphic Processors: A Survey

  • Foundations and Trends in Electronic Design Automation
  • 2013

Mu-GSIM: A mutation testing simulator on GPUs

  • Fifth Asia Symposium on Quality Electronic Design (ASQED 2013)
  • 2013
VIEW 1 EXCERPT
CITES BACKGROUND

A survey of GPU-based medical image computing techniques.

  • Quantitative imaging in medicine and surgery
  • 2012
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-10 OF 23 REFERENCES

Parallel Cycle Based Logic Simulation Using Graphics Processing Units

  • 2010 Ninth International Symposium on Parallel and Distributed Computing
  • 2010
VIEW 1 EXCERPT

Event-driven gate-level simulation with GP-GPUs

  • 2009 46th ACM/IEEE Design Automation Conference
  • 2009
VIEW 1 EXCERPT

GCS: High-performance gate-level simulation with GPGPUs

  • 2009 Design, Automation & Test in Europe Conference & Exhibition
  • 2009
VIEW 1 EXCERPT

Introduction to GPU programming for EDA

  • 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers
  • 2009
VIEW 1 EXCERPT

Taming irregular EDA applications on GPUs

  • 2009 IEEE/ACM International Conference on Computer-Aided Design - Digest of Technical Papers
  • 2009
VIEW 1 EXCERPT

Parallelizing CAD: A timely research agenda for EDA

  • 2008 45th ACM/IEEE Design Automation Conference
  • 2008
VIEW 2 EXCERPTS

Gpu Gems 3

H. Nguyen
  • Addison-Wesley Professional, Reading
  • 2007
VIEW 2 EXCERPTS