Speculative synchronization for coherence-free embedded NUMA architectures

@article{Papagiannopoulou2014SpeculativeSF,
  title={Speculative synchronization for coherence-free embedded NUMA architectures},
  author={Dimitra Papagiannopoulou and Tali Moreshet and A. Marongiu and L. Benini and M. Herlihy and R. I. Bahar},
  journal={2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV)},
  year={2014},
  pages={99-106}
}
  • Dimitra Papagiannopoulou, Tali Moreshet, +3 authors R. I. Bahar
  • Published 2014
  • Computer Science
  • 2014 International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation (SAMOS XIV)
  • High-end embedded systems, like their general-purpose counterparts, are turning to many-core cluster-based shared-memory architectures that provide a shared memory abstraction subject to non-uniform memory access (NUMA) costs. In order to keep the cores and memory hierarchy simple, many-core embedded systems tend to employ simple, scratchpad-like memories, rather than hardware managed caches that require some form of cache coherence management. These “coherence-free” systems still require some… CONTINUE READING
    8 Citations
    Hardware Transactional Memory Exploration in Coherence-Free Many-Core Architectures
    • PDF
    Thrifty-malloc: A HW/SW codesign for the dynamic management of hardware transactional memory in embedded multicore systems
    • 1
    VirtualSoC: A Research Tool for Modern MPSoCs
    • 6
    Playing with Fire: Transactional Memory Revisited for Error-Resilient and Energy-Efficient MPSoC Execution
    • 6
    • PDF
    Edge-TM: Exploiting Transactional Memory for Error Tolerance and Energy Efficiency
    • 1
    • Highly Influenced
    • PDF
    Edge-TM
    • 16
    • PDF

    References

    SHOWING 1-10 OF 20 REFERENCES
    Lightweight Transactional Memory systems for NoCs based architectures: Design, implementation and comparison of two policies
    • 6
    Transactional memory: architectural support for lock-free data structures
    • 1,516
    • PDF
    Evaluation of a hardware transactional memory model in an NoC-based embedded MPSoC
    • 6
    Transactional lock-free execution of lock-based programs
    • 345
    • PDF
    Speculative lock elision: enabling highly concurrent multithreaded execution
    • 236
    • PDF
    Embedded-TM: Energy and complexity-effective hardware transactional memory for embedded multicore systems
    • 42
    • PDF
    SoC-TM: Integrated HW/SW support for transactional memory programming on embedded MPSoCs
    • C. Ferri, A. Marongiu, +4 authors M. Herlihy
    • Computer Science
    • 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)
    • 2011
    • 22
    • PDF
    STAMP: Stanford Transactional Applications for Multi-Processing
    • 954
    • PDF
    LogTM: log-based transactional memory
    • 708
    • PDF
    Platform 2012, a many-core computing accelerator for embedded SoCs: Performance evaluation of visual analytics applications
    • 202