• Corpus ID: 29649747

Sony’s Emotionally Charged Chip

@inproceedings{1999SonysEC,
  title={Sony’s Emotionally Charged Chip},
  author={},
  year={1999}
}
  • Published 1999
  • Computer Science
While Intel and the PC industry stumble around in search of some need for the processing power they already have, Sony has been busy trying to figure out how to get more of it—lots more. The company has apparently succeeded: at the recent International Solid-State Circuits Conference (see MPR 4/19/99, p. 20), Sony Computer Entertainment (SCE) and Toshiba described a multimedia processor that will be the heart of the next-generation PlayStation, which—lacking an official name—we refer to as… 

Figures and Tables from this paper

Empirical Study for Optimization of Power-Performance with On-Chip Memory
TLDR
This study quantitatively examined the effectiveness of the on-chip memory in an SH-4 processor by directly measuring the real power of the processor and proposed an on- chip RAM architecture called SCIMA (software controllable integrated memory architecture) which enables DMA (direct memory access) transfer to theOn- chip memory.
"My Soul Got a Little Bit Cleaner"
TLDR
The findings showcase the prominence of epistemic emotions for videogame art experiences, beyond the negative and mixed emotional responses previously examined, as well as the range of personal impacts such experiences may have.
SCIMA: a novel architecture for high performance computing
TLDR
The performance evaluation reveals that SCIMA successfully reduces off-chip memory traffic and achieves higher performance than cache-only processor.
An Evaluation of Different DLP Alternatives for the Embedded Media Domain
TLDR
It is shown that sub-word SIMD architectures (like MMX) are a very costeffective solution, and that, while long vector architectures provide few improvements at a very high cost, a smart combination between vector and SIMD-like architectures is the alternative that leverages best performance at a reasonable cost.
SCIMA: Software controlled integrated memory architecture for high performance computing
TLDR
A new VLSI architecture called SCIMA is proposed which integrates software controllable memory into a processor chip and the evaluation results reveal the superiority ofSCIMA compared with conventional cache-based architecture.
SCIMA-SMP: on-chip memory processor architecture for SMP
TLDR
Through the performance evaluation based on clock-level simulation for various HPC applications, this architecture largely reduces the bus access cycle by avoiding redundant data transfer and controlling the granularity of the data movement between on-chip and off-chip memory.
Exploiting superword level parallelism with multimedia instruction sets
TLDR
This paper has developed a simple and robust compiler for detecting SLPP that targets basic blocks rather than loop nests, and is able to exploit parallelism both across loop iterations and within basic blocks.
Exploiting a new level of DLP in multimedia applications
  • J. Corbal, R. Espasa, M. Valero
  • Computer Science
    MICRO-32. Proceedings of the 32nd Annual ACM/IEEE International Symposium on Microarchitecture
  • 1999
TLDR
The streaming nature of MOM provides additional advantages for executing multimedia applications, such as a very low fetch pressure or a high tolerance to memory latency, making MOM an ideal candidate for the embedded domain.
Another Trip to the Wall: How Much Will Stacked DRAM Benefit HPC?
TLDR
It is concluded that although 3D-stacked DRAM is a major technological innovation, it cannot eliminate the memory wall.
...
1
2
...