Solid Logic Technology: Versatile, high-performance microelectronics

@article{Davis1964SolidLT,
  title={Solid Logic Technology: Versatile, high-performance microelectronics},
  author={Edward M. Davis and William E. Harding and Robert S. Schwartz and John J. Corning},
  journal={IBM J. Res. Dev.},
  year={1964},
  volume={8},
  pages={102-114}
}
A new microelectronics packaging technique, called Solid logic Technology (SLT), utilizes silicon planar glass-encapsulated transistors and diodes, and graphic arts techniques for producing high-quality, passive components having tight tolerances. The result is a process permitting the low-cost realization of a variety of versatile, high-performance circuit modules. The salient features of SLT are described: the unique form of the semiconductor devices, the module fabrication process, and… 
Design of Logic Circuit Technology for IBM System/370 Models 145 and 155
TLDR
Monolithic System Technology is a microelectronic circuit family consisting of high-density monolithic circuit chips on ceramic substrates using current-switch emitter follower logic to provide a balanced reflection of cost and performance requirements.
High-performance VLSI through package-level interconnects
A packaging technique utilizing controlled-collapse chip connection to integrate two existing high-performance VLSI devices into a single pin-grid-array (PGA) package is described. The design and
Embedded Microelectronic Subsystems
TLDR
This chapter provides a concise review of selected areas in 3-D packaging and then focuses upon two areas that may provide the type of flexibility and density required for future high-volume smart object development.
Possibilities of deep-submicrometer CMOS for very-high-speed computer logic
TLDR
It is shown that room-temperature CMOS can have sufficient performance to be the post-ECL (emitter-coupled logic) high-speed device when deep-submicrometer technology is available.
Chip-To-Package Interconnections
TLDR
The electrical connections between the chip and the package, referred to here as chip-level interconnections, are the subject matter of this chapter.
ASLT: an extension of hybrid miniaturization techniques
TLDR
This paper describes IBM's Advanced Solid Logic Technology (ASLT), wherein the capabilities of hybrid circuit technology have been extended to produce a high-speed, high-density digital logic module compatible with automated production.
Flip‐Chip Applications, Underfill Materials
When more people begin to enjoy the convenience of today's affordable, small size, powerful consumer electronics such as laptops, camcorders, and palm-held digital cameras, they must realize that the
Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection
TLDR
The technical challenges and recent progress made in the development of silicon carrier technology for potential new applications are described.
Thin-film processes for microelectronic application
The rapid development of the microelectronics industry over the last decade has placed exceptional demands on thin-film technology since, to a large extent, it controls the technological pace of that
Design of a high-speed transistor for the ASLT current switch
TLDR
It was found that a very narrow geometry was desirable, in order to produce the desired low base resistance (∼ 40 Ω), and characteristics of this design include low capacitance, well-controlled emitter forward voltaga and high-frequency cutoff.
...
...

References

SHOWING 1-6 OF 6 REFERENCES
Hermetically sealed silicon chip diodes and transistors
Modern computer design has created a demand for large quantities of high speed logic diodes and transistors. To be technically and economically feasible extreme reliability must be combined with high
Received December
  • Received December
  • 1963
Surface Protection of Silicon Devices with Glass Films
  • presented at the Electrochemical Society Semiconductor Symposium
  • 1961
Effects of Gamma Radiation on Reverse - Biased Silicon Junctions ” , ( Letter )
    Surface Protection of Silicon Devices with Glass Films