Corpus ID: 221088417

Software-in-the-Loop Testing of SSSC with Type-1 Controller Connected to SMIB

  title={Software-in-the-Loop Testing of SSSC with Type-1 Controller Connected to SMIB},
  author={S. Venkateswarlu and M. Janaki},
This paper presents a Software-In-the-Loop (SIL) simulation of the Single Machine Connected to Infinite bus (SMIB) with Static Synchronous Series Capacitor (SSSC).The linearized model of SMIB with SSSC is developed in MATLAB/Simulink using the differential and algebraic equations of the system. The controller for SSSC is modeled in typhoon HIL 402, a Real-Time (RT) emulator. The Real-Time Interface (RTI) of dSPACE is used to implement the Input/output (I/O) capabilities to the Simulink model… Expand


A Comparative study of SSR Characteristics of TCSC and SSSC
The advent of series FACTS controllers, Thyristor Controlled Series Capacitor (TCSC) and Static Synchronous Series Compensator (SSSC) has made it pos- sible not only for the fast control of power o wExpand
Controller Hardware-in-Loop Simulation of a Multi-Machine System using an Educational Real-time Simulator
A controller, which is to be integrated into a complex power system, can be tested before integration under near realistic conditions using controller hardware-in-loop (CHIL) simulation. This paperExpand
Real-time simulation and performance analysis of multimachine power systems using dSPACE simulator
The transient model of the Western System Coordinating Council (WSCC) nine-bus, three-unit system is developed using MATLAB/Simulink using dSPACE, a dynamic simulator, and its robustness towards to perturbations in network and system parameters are thoroughly analyzed. Expand
Real Time Simulation of Single Machine Infinite Bus System Using dSPACE Controller Board
This paper presents a linear mathematical model of a Synchronous Generator with excitation system for small signal stability analysis and it proposes a dynamic simulator that is used to simulate aExpand
Investigation of SSR Characteristics of SSSC With GA Based Voltage Controller
Investigation of subsynchronous resonance (SSR) characteristics of a hybrid series compensated system and the design of voltage controller for three level 24-pulse Voltage Source Converter based Static Synchronous Series Compensator (SSSC) is presented. Expand
Development of a Universal Platform for Hardware In-the-Loop Testing of Microgrids
A hardware-in-the-loop (HIL) approach, in particular combining a power-HIL (PHIL) and a signal-Hil (SHIL), is proposed in this paper, suitable for testing the system-level controller energy management systems (EMSs) and hardware controllers at signal level, as well as hardware devices like power converters at power level. Expand
A Case Study in Hardware-In-the-Loop Testing: Development of an ECU for a Hybrid Electric Vehicle
An overview of the HIL system implementation process and the derived development benefits will be shown, and the benefits that have been achieved by using multiple HIL validation systems, to coordinate development with suppliers using the modeldriven process, and to simulate conditions for testing that are difficult to achieve in actual vehicles. Expand
Analysis of SSR with SSSC using FPA based Voltage Controller
The SSR characteristic analysis of the system with combined active and passive series compensation methods to increase secure loading, stability and fast control of power in the transmission line shows the effectiveness of SSSC in the elimination of torsional interaction at the operating point. Expand
Real-Time Simulation Technologies for Power Systems Design, Testing, and Analysis
This task force paper summarizes the state-of-the-art real-time digital simulation concepts and technologies that are used for the analysis, design, and testing of the electric power system and itsExpand
Damping of SSR Using Subsynchronous Current Suppressor With SSSC
Hybrid series compensation using static synchronous series compensator (SSSC) and passive series capacitor can improve the stability of the system, increases the power transfer capability and isExpand