Soft error masking latch for sub-threshold voltage operation

Abstract

Due to continuous technology scaling, the nodal capacitances reduction and power supply voltage lowering result in an ever decreasing minimal charge capable of upsetting the logic state of memory circuits. CMOS circuits operating under sub-threshold voltage region are more susceptible than ever to externally induced radiation that is likely to bring about… (More)

Topics

8 Figures and Tables

Slides referencing similar topics