Soft-OLP: Improving Hardware Cache Performance through Software-Controlled Object-Level Partitioning

@article{Lu2009SoftOLPIH,
  title={Soft-OLP: Improving Hardware Cache Performance through Software-Controlled Object-Level Partitioning},
  author={Q. Lu and Jiang Lin and X. Ding and Z. Zhang and Xiaodong Zhang and P. Sadayappan},
  journal={2009 18th International Conference on Parallel Architectures and Compilation Techniques},
  year={2009},
  pages={246-257}
}
  • Q. Lu, Jiang Lin, +3 authors P. Sadayappan
  • Published 2009
  • Computer Science
  • 2009 18th International Conference on Parallel Architectures and Compilation Techniques
Performance degradation of memory-intensive programs caused by the LRU policy's inability to handle weak-locality data accesses in the last level cache is increasingly serious for two reasons. First, the last-level cache remains in the CPU's critical path, where only simple management mechanisms, such as LRU, can be used, precluding some sophisticated hardware mechanisms to address the problem. Second, the commonly used shared cache structure of multi-core processors has made this critical path… Expand
Code-based cache partitioning for improving hardware cache performance
Pacman: program-assisted cache management
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 33 REFERENCES
Run-Time Cache Bypassing
Compiler-managed partitioned data caches for low power
A Data Cache with Multiple Caching Strategies Tuned to Different Types of Locality
Adaptive Caches: Effective Shaping of Cache Behavior to Workloads
Architectural support for operating system-driven CMP cache management
Cache-conscious data placement
Adaptive insertion policies for high performance caching
Reducing the harmful effects of last-level cache polluters with an OS-level, software-only pollute buffer
Using the compiler to improve cache replacement decisions
Managing Distributed, Shared L2 Caches through OS-Level Page Allocation
  • Sangyeun Cho, Lei Jin
  • Computer Science
  • 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06)
  • 2006
...
1
2
3
4
...