SoC: A Real Platform for IP Reuse, IP Infringement, and IP Protection

@article{Saha2011SoCAR,
  title={SoC: A Real Platform for IP Reuse, IP Infringement, and IP Protection},
  author={Debasri Saha and Susmita Sur-Kolay},
  journal={VLSI Design},
  year={2011},
  volume={2011},
  pages={731957:1-731957:10}
}
Increased design complexity, shrinking design cycle, and low cost--this three-dimensional demandmandates advent of system-onchip (SoC) methodology in semiconductor industry. The key concept of SoC is reuse of the intellectual property (IP) cores. Reuse of IPs on SoC increases the risk of misappropriation of IPs due to introduction of several new attacks and involvement of various parties as adversaries. Existing literature has huge number of proposals for IP protection (IPP) techniques to be… CONTINUE READING

Similar Papers

Figures, Tables, and Topics from this paper.

Citations

Publications citing this paper.
SHOWING 1-10 OF 10 CITATIONS

Hardware Design Space Exploration with a New Dimension -- IP Protection Robustness

  • 2015 Euromicro Conference on Digital System Design
  • 2015
VIEW 4 EXCERPTS
CITES BACKGROUND
HIGHLY INFLUENCED

IP Protection of Mesh NoCs Using Square Spiral Routing

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2016
VIEW 3 EXCERPTS
CITES BACKGROUND & METHODS

A hierarchical IP protection approach for hard IP cores

  • 2015 IEEE International Symposium on Circuits and Systems (ISCAS)
  • 2015
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-10 OF 34 REFERENCES

Fingerprinting techniques for field-programmable gate arrayintellectual property protection

  • IEEE Trans. on CAD of Integrated Circuits and Systems
  • 2001
VIEW 11 EXCERPTS
HIGHLY INFLUENTIAL

IPP@HDL: Efficient Intellectual Property Protection Scheme for IP Cores

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2007
VIEW 3 EXCERPTS
HIGHLY INFLUENTIAL

A Unified Approach for IP Protection across Design Phases in a Packaged Chip

  • 2010 23rd International Conference on VLSI Design
  • 2010
VIEW 2 EXCERPTS

A new methodology to implement the AES algorithm using partial and dynamic reconfiguration

J. M. Granado-Criado, M. A. Vega-Rodrı́guez, J. M. Sánchez- Pérez, J. A. Gómez-Pulido
  • Integration, the VLSI Journal, vol. 43, no. 1, pp. 72–80, 2010.
  • 2010
VIEW 2 EXCERPTS

Synthesis of trustable ICs using untrusted CAD tools

  • Design Automation Conference
  • 2010
VIEW 2 EXCERPTS

Encoding of Floorplans through Deterministic Perturbation

  • 2009 22nd International Conference on VLSI Design
  • 2009
VIEW 2 EXCERPTS