Single damascene and dual damascene contact etch at Sub28nm logic technology

FinFET technology has been chosen for extending CMOS scaling beyond 28nm node. It can improve short channel control through a fully depleted fin, reduce random dopant fluctuation, improve mobility, lower parasitic junction capacitance and improve area efficiency. The non-SAC (self-aligned contact) local interconnection is introduced for the device… CONTINUE READING