Simultaneous gate sizing and placement

@article{Chen2000SimultaneousGS,
  title={Simultaneous gate sizing and placement},
  author={Wei Chen and Cheng-Ta Hsieh and Massoud Pedram},
  journal={IEEE Trans. on CAD of Integrated Circuits and Systems},
  year={2000},
  volume={19},
  pages={206-214}
}
In this paper, we present an algorithm for gate sizing with controlled displacement to improve the overall circuit timing. We use a path-based delay model to capture the timing constraints in the circuit. To reduce the problem size and improve the solution convergence, we iteratively identify and optimize the kmost critical paths in the circuit and their neighboring cells. More precisely in each iteration, we perform three operations: a) reposition the immediate fan-outs of the gates on the k… CONTINUE READING
Highly Cited
This paper has 30 citations. REVIEW CITATIONS
18 Citations
15 References
Similar Papers

Citations

Publications citing this paper.
Showing 1-10 of 18 extracted citations

References

Publications referenced by this paper.
Showing 1-10 of 15 references

Y.Ye, " An infeasible interior-point algorithm for solving primal and dual geometric programs

  • K. O. Kortanek, X. Xu
  • Mathematical Programming
  • 1996
1 Excerpt

Ettelt, "SPEED: Fast and Efficient Timing Driven Placement

  • G.G.B.M. Riess
  • Proc. Intl. Symposium of Circuits and Systems ,
  • 1995
1 Excerpt

I.N.Hajj, “Delay and Area Optimization for Compact Placement by Gate Resizing and Relocation

  • W. Chuang
  • Proc. Intl. Conf. on CAD,
  • 1994
1 Excerpt

Area-Power-Delay Trade-off in Logic Synthesis

  • M. Berkelaar
  • Ph.D Thesis, Eindhoven University of Technology,
  • 1992
1 Excerpt

Similar Papers

Loading similar papers…