Simultaneous Gate and Interconnect Sizing for Circuit-Level Delay Optimization

Abstract

With delays due to the physical interconnect dominating the overall logic path delays, circuit-level delay optimization must take interconnect effects into account. Instead of sizing only the gates along the critical paths for delay reduction, the trade-off possible by simultaneously sizing gate and interconnect must also be considered. We show that for… (More)

Topics

8 Figures and Tables