Simultaneous Delay optimization and Depth reduction in Logic trees with minimum resources


In this paper, we propose a logic synthesis technique that achieves delay optimization along with simultaneous depth reduction, apart from minimizing resources for a logic tree structure. Although it is a technology-independent scheme, it is guaranteed to enable better results overall, even after the technology-mapping phase, as evident from the results… (More)


6 Figures and Tables