Simultaneous 6-Gb/s Data and 10-mW Power Transmission Using Nested Clover Coils for Noncontact Memory Card

  title={Simultaneous 6-Gb/s Data and 10-mW Power Transmission Using Nested Clover Coils for Noncontact Memory Card},
  author={Andrzej Radecki and Yuxiang Yuan and Noriyuki Miura and Iori Aikawa and Yasuhiro Take and Hiroki Ishikuro and Tadahiro Kuroda},
  journal={IEEE Journal of Solid-State Circuits},
An inductive power and data transmission link for a noncontact memory card interface is reported. Nested clover coils improve signal-to-interference ratio and enable simultaneous power and data transmission. This capability is then used in the design of a closed-loop feedback system for improving power transfer efficiency. Interference cancellation mechanism is analyzed with both 3-D EM simulations and a newly developed compact model of coupled inductors. Performance of the proposed solutions… 
A 12-Gb/s Non-Contact Interface With Coupled Transmission Lines
This paper presents a high data rate, non-contact interface using a coupled transmission line (CTL) composed of two differential transmission lines. The proposed CTL can achieve a measured loss of
1-W 3.3–16.3-V Boosting Wireless Power Transfer Circuits With Vector Summing Power Controller
SD-card-size wireless power transfer system for large-volume contactless memory cards is presented, which eliminates the dc-dc converter or charge-pump circuit for data write operation into the flash memory chip.
Rotary Coding for Power Reduction and S/N Improvement in Inductive-Coupling Data Communication
In this paper, we describe a noncontact inductive-coupling data transmission link employing rotary data encoding. A system using this data-transmission link is inherently insensitive to jitter
A 0.025–0.45 W 60%-Efficiency Inductive-Coupling Power Transceiver With 5-Bit Dual-Frequency Feedforward Control for Non-Contact Memory Cards
To deal with sudden and large load variations and achieve high-efficiency, a power transceiver with 5-bit feedforward control with pulse-density modulation (PDM) and a multi-channel structure is presented.
A Sub-THz Wireless Power Transfer for Non-Contact Wafer-Level Testing
On-chip sub-THz couplers, which have been designed and analyzed with 3-D EM simulations, could be integrated into the WPT to transfer power through an air media to provide enough power for testing purposes while remaining high PTE.
Dynamic Power Consumption Optimization for Inductive-Coupling based Wireless 3D NoCs
Full-system many-core simulations using power parameters derived from a real chip implementation show that the proposed low-power techniques reduce the power consumption by 43.8–55.0%, while the average performance overhead is 1.4% in wireless topology-agnostic 3D NoC.
Efficient 3-D Bus Architectures for Inductive-Coupling ThruChip Interfaces
A packet collision detection technique for inductive-coupling buses is introduced and two retransmission strategies to reduce the waiting time for packet retransmissions caused by collisions are proposed.
Antennas and Channel Characteristics for Wireless Networks on Chips
The motivation for constructing miniature networks aimed at improving efficiency of future multi-processor integrated circuits and the implications for antennas are discussed, which includes important structural and multiple-access considerations.
On the Inductive Coupling Between Two Parallel Thin-Wire Circular Loop Antennas
The magnetic coupling between two circular coils is a classical electromagnetic problem which is of interest in many different fields. While existing analytical models make quite strong assumptions
Wirelessly Powered Non-Volatile Memory
A worlds-first wireless memory system composed of two components: a reader and a tag, capable of wirelessly powering the tag and exchanging end-to-end data with a maximum speed of 31 kBps for reading and 27 kBPS for writing.


Simultaneous 6Gb/s data and 10mW power transmission using nested clover coils for non-contact memory card
This paper presents a non-contact memory card and a host employing simultaneous data and power transmission through inductive coupling. Nested clover-shaped data coils are proposed for reducing
A 195-gb/s 1.2-W inductive inter-chip wireless superconnect with transmit power control scheme for 3-D-stacked system in a package
A wireless interface by inductive coupling achieves aggregated data rate of 195 Gb/s with power dissipation of 1.2W among 4-stacked chips in a package where 195 transceivers are arranged in 50-/spl mu/m pitch in CMOS technology.
A 2.5Gb/s/ch 4PAM inductive-coupling transceiver for non-contact memory card
An inductive-coupling link has been studied for inter-chip communications in System-in-a-Package [1]. Its communication distance extends millimeter ranges [2,3] and it can be used as a wireless
A 0.7V 20fJ/bit inductive-coupling data link with dual-coil transmission scheme
This paper presents a 20fJ/bit inductive-coupling data link and a 135fJ/cycle clock link operating at a 0.7V supply voltage. A dual-coil transmission scheme reduces the number of stacked transistors
3 gb/s AC coupled chip-to-chip communication using a low swing pulse receiver
A 120-mV/sub ppd/ low swing pulse receiver is presented for AC coupled interconnect (ACCI). Using this receiver, 3Gb/s chip-to-chip communication is demonstrated through a wire-bonded ACCI channel
Perspective of Low-Power and High-Speed Wireless Inter-Chip Communications for SiP Integration
  • T. Kuroda, N. Miura
  • Engineering
    2006 European Solid-State Device Research Conference
  • 2006
Performance gap between computation in a chip and communication between chips is widening. "System in a package" (SiP) reduces chip distance significantly, enabling a high-speed and low-power
A 1Tb/s 3W inductive-coupling transceiver for inter-chip clock and data link
A 1Tb/s 3W inter-chip transceiver transmits clock and data by inductive coupling at a clock rate of 1GHz and data rate of1Gb/s per channel to improve noise immunity and reduce power in the transceiver.
A 65 fJ/b inductive-coupling inter-chip transceiver using charge recycling technique for power-aware 3D system integration
This paper discusses a low-power inductive-coupling link in 90 nm CMOS. The novel transmitter circuit using charge recycling technique for power-aware three-dimensional (3D) system integration is
3-D Capacitive Interconnections With Mono- and Bi-Directional Capabilities
RX-TX circuits are specifically designed for low-power functionality and the implementation takes advantage of the two different voltage thresholds that are available for the standard transistors in the CMOS process the authors used.
A 0.95 mW/1.0 Gbps spiral-inductor based wireless chip-interconnect with asynchronous communication scheme
  • M. Sasaki, A. Iwata
  • Physics
    Digest of Technical Papers. 2005 Symposium on VLSI Circuits, 2005.
  • 2005
This paper presents a reduction method of power consumption and an asynchronous communication scheme for spiral-inductor based wireless chip-interconnect. The power reduction is achieved by utilizing