Corpus ID: 16340652

Simulation of IEEE 754 Standard Double Precision Multiplier using Booth Techniques

@inproceedings{Paruthi2012SimulationOI,
  title={Simulation of IEEE 754 Standard Double Precision Multiplier using Booth Techniques},
  author={Puneet Paruthi and T. Kumar and Himanshu Singh},
  year={2012}
}
Multiplication is an important fundamental function in arithmetic operations. It can be performed with the help of different multipliers using different techniques. The objective of good multiplier is to provide a physically compact high speed and low power consumption. To save significant power consumption of multiplier design, it is a good direction to reduce number of operations thereby reducing a dynamic power which is a major part of total power dissipation. The main objective of this… Expand

Figures from this paper

References

SHOWING 1-10 OF 38 REFERENCES
167 MHz radix-4 floating point multiplier
  • R. Yu, G. Zyner
  • Computer Science, Mathematics
  • Proceedings of the 12th Symposium on Computer Arithmetic
  • 1995
On area-efficient low power array multipliers
  • Yuke Wang, Y. Jiang, E. Sha
  • Computer Science
  • ICECS 2001. 8th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.01EX483)
  • 2001
Design of High-speed Modified Booth Multipliers Operating at GHz Ranges
Design and implementation of a 16 by 16 low-power two's complement multiplier
54x54-bit radix-4 multiplier based on modified booth algorithm
High radix booth multipliers using reduced area adder trees
A compact 54/spl times/54-bit multiplier with improved Wallace-tree structure
Binary multiplication radix-32 and radix-256
A low power approach to floating point adder design
...
1
2
3
4
...