Simplified Degree Computationless Modified Euclid's Algorithm and its Architecture

@article{Baek2007SimplifiedDC,
  title={Simplified Degree Computationless Modified Euclid's Algorithm and its Architecture},
  author={Jae Hyun Baek and Myung Hoon Sunwoo},
  journal={2007 IEEE International Symposium on Circuits and Systems},
  year={2007},
  pages={905-908}
}
This paper proposes a new simplified degree computationless modified Euclid's algorithm (S-DCME) and its architecture for Reed-Solomon decoders. The proposed S-DCME algorithm uses the new initial conditions, and thus, it can combine the data path for loading initial values and the data path for a switching operation. Hence, the S-DCME algorithm can reduce the number of multiplexers and has high performance compared with the existing DCME algorithm and the RiBM algorithm. The gate count using… CONTINUE READING

Citations

Publications citing this paper.
SHOWING 1-10 OF 18 CITATIONS

New Scalable Decoder Architectures for Reed–Solomon Codes

  • IEEE Transactions on Communications
  • 2015
VIEW 4 EXCERPTS
CITES BACKGROUND & METHODS
HIGHLY INFLUENCED

An area-efficient truncated inversionless Berlekamp-Massey architecture for Reed-Solomon decoders

  • 2011 IEEE International Symposium of Circuits and Systems (ISCAS)
  • 2011
VIEW 4 EXCERPTS
CITES METHODS & BACKGROUND
HIGHLY INFLUENCED

A Low-Complexity RS Decoder for Triple-Error-Correcting RS Codes

Zengchao Yan, Jun Lin, Zhongfeng Wang
  • 2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI)
  • 2019
VIEW 1 EXCERPT
CITES METHODS

High-Throughput One-Channel RS(255,239) Decoder

  • 2018 21st Euromicro Conference on Digital System Design (DSD)
  • 2018
VIEW 1 EXCERPT
CITES METHODS

Two-Mode Reed–Solomon Decoder Using A Simplified Step-by-Step Algorithm

  • IEEE Transactions on Circuits and Systems II: Express Briefs
  • 2015
VIEW 1 EXCERPT
CITES METHODS

Area-efficient recursive degree computationless modified Euclid's architecture for Reed-Solomon Decoder

  • 2014 IEEE International Conference on Electron Devices and Solid-State Circuits
  • 2014
VIEW 1 EXCERPT
CITES BACKGROUND

References

Publications referenced by this paper.
SHOWING 1-10 OF 10 REFERENCES

Enhanced degree computationless modified Euclid's algorithm for Reed-Solomon decoder

  • 2006 IEEE International Symposium on Circuits and Systems
  • 2006
VIEW 7 EXCERPTS

New degree computationless modified euclid algorithm and architecture for Reed-Solomon decoder

  • IEEE Transactions on Very Large Scale Integration (VLSI) Systems
  • 2006
VIEW 5 EXCERPTS

High-speed architectures for Reed-Solomon decoders

  • IEEE Trans. VLSI Syst.
  • 2001
VIEW 8 EXCERPTS
HIGHLY INFLUENTIAL

VLSI design of Reed-Solomon decoder architectures

  • 2000 IEEE International Symposium on Circuits and Systems. Emerging Technologies for the 21st Century. Proceedings (IEEE Cat No.00CH36353)
  • 2000
VIEW 1 EXCERPT

Parallel architecture for high-speed Reed-Solomon codec

  • ITS'98 Proceedings. SBT/IEEE International Telecommunications Symposium (Cat. No.98EX202)
  • 1998
VIEW 1 EXCERPT

A VLSI design of a pipeline Reed-Solomon decoder

  • ICASSP '85. IEEE International Conference on Acoustics, Speech, and Signal Processing
  • 1985
VIEW 2 EXCERPTS