Simple Digital Pulse Width Modulator Under 100 ps Resolution Using General-Purpose FPGAs

@article{Costinett2013SimpleDP,
  title={Simple Digital Pulse Width Modulator Under 100 ps Resolution Using General-Purpose FPGAs},
  author={Daniel Costinett and Miguel Rodriguez and Dragan Maksimovic},
  journal={IEEE Transactions on Power Electronics},
  year={2013},
  volume={28},
  pages={4466-4472}
}
This letter describes a very simple implementation of a digital pulse width modulator (DPWM) under 100 ps resolution in low-cost field-programmable gate arrays (FPGAs). The implementation is based on internal carry chains and logic resources which are present in most FPGA families. The proposed approach does not require manual routing or placement, consumes few hardware resources, and does not rely heavily on specialized phase-locked loop or clock management resources. A 50-MHz switching… CONTINUE READING
Highly Cited
This paper has 22 citations. REVIEW CITATIONS

Citations

Publications citing this paper.
Showing 1-10 of 14 extracted citations

Implementation of a 17 bits Pulse Width Modulation circuit using FPGA

2015 27th International Conference on Microelectronics (ICM) • 2015
View 5 Excerpts
Highly Influenced

An optimal digital pulse-width-modulated dither technique to enhance the resolution of wide bandgap device-based high frequency power converters

2016 IEEE 8th International Power Electronics and Motion Control Conference (IPEMC-ECCE Asia) • 2016
View 1 Excerpt

References

Publications referenced by this paper.
Showing 1-10 of 14 references

Design and implementation of a high resolution dpwm based on a low-cost FPGA

L. S. Ge, Z. X. Chen, Z. J. Chen, Y. F. Liu
Proc. IEEE Energ. Conv. Cong. Exp., Sep. 2010, pp. 2306–2311. • 2010
View 4 Excerpts
Highly Influenced

The 10-ps wave union TDC: Improving FPGA TDC resolution beyond its cell delay

2008 IEEE Nuclear Science Symposium Conference Record • 2008
View 12 Excerpts
Highly Influenced

Several Key Issues on Implementing Delay Line Based TDCs Using FPGAs

IEEE Transactions on Nuclear Science • 2010
View 1 Excerpt

Implementation of high-resolution time-to-digital converters on two different FPGA devices

R. Cicalese, A. Aloisio, +3 authors S. Loffredo
Proc. Astropart. Particle Space Phys. Detect. Med. Phys. Appl., Jun. 2008, pp. 50–54. • 2008

Hybrid DPWM with Digital Delay-Locked Loop

2006 IEEE Workshops on Computers in Power Electronics • 2006
View 1 Excerpt

Similar Papers

Loading similar papers…