Signal domain based reachability analysis in RTL circuits

  title={Signal domain based reachability analysis in RTL circuits},
  author={Sharad Bagri and Kelson Gent and Michael S. Hsiao},
  journal={Sixteenth International Symposium on Quality Electronic Design},
Register-transfer level (RTL) verification is a challenging problem for today's complex circuits. A sub-problem of verification is reachability of basic blocks or branches in the code. This paper proposes a novel analysis based on the domain of signal values in the RTL code to reason about the reachability of all branches without explicit circuit unrolling. This analysis takes into account all assignments, activating and preceding conditions in the code, to derive an assignment table that lists… CONTINUE READING
3 Citations
20 References
Similar Papers


Publications referenced by this paper.
Showing 1-10 of 20 references

The 2010 Wilson Research Group Functional Verification Study

  • H. Foster
  • ed, 2011.
  • 2011
2 Excerpts

Similar Papers

Loading similar papers…