Seventh International Workshop on Specification and Verification of Component-Based Systems


Extended Static Checking (ESC) is a fully automated formal verification technique and is generally quite efficient, as far as verification tools go, but it is still orders of magnitude slower than simple compilation. Verification in ESC is achieved by translating programs and their specifications into verification conditions (VCs). Proof of a VC establishes… (More)


Figures and Tables

Sorry, we couldn't extract any figures or tables for this paper.