Self-refereed on-chip jitter measurement circuit using Vernier oscillators

  title={Self-refereed on-chip jitter measurement circuit using Vernier oscillators},
  author={Tian Xia and Hao Zheng and Jing Li and Ahmed Ginawi},
  journal={IEEE Computer Society Annual Symposium on VLSI: New Frontiers in VLSI Design (ISVLSI'05)},
Among many recently proposed on-chip jitter measurement designs, Vernier delay line (VDL) is one of the most widely adopted methods that can achieve fine resolution. However, there are two major design challenges: the first is the mismatching of delay buffers; the second is the unavailability of an on-chip jitter free reference signal. To overcome these two challenges, we propose a self-refereed on-chip jitter measurement circuit. This measurement circuit eliminates the requirement to a jitter… CONTINUE READING
Highly Cited
This paper has 22 citations. REVIEW CITATIONS
17 Citations
13 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 17 extracted citations


Publications referenced by this paper.
Showing 1-10 of 13 references


  • P Dudek
  • Szczepanski, and J.V. Hatfield, “A High…
  • 2000
Highly Influential
5 Excerpts

All Digital Built - In Self - Test Circuit for Phase - Locked Loops ”

  • Variyam, H. Balachandran
  • 2002

and H

  • P. N. Variya
  • Balachandran, “All Digital Built-In Self-Test…
  • 2002

Wilstrup, “Time Interval Measurement System Incorporating a Linear Ramp Generation Circuit

  • J.B.C. Kimsal
  • US Patent 6,194,925,
  • 2001
1 Excerpt

and T

  • A. M. Fris
  • H. Rinderknecht, “Jitter Measurement System and…
  • 2001

Apparatus and Method for Measuring Time Interval with Very High Resolution

  • R. L. Sumner
  • US Patent 6,137,749,
  • 2000
1 Excerpt

Similar Papers

Loading similar papers…