Self-Timed Logic and the Design of Self-Timed Adders

  title={Self-Timed Logic and the Design of Self-Timed Adders},
  author={Padmanabhan Balasubramanian},
10 Citations
168 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 10 extracted citations


Publications referenced by this paper.
Showing 1-10 of 168 references

Sangiovanni-Vincentelli, Logic Minimization Algorithms for VLSI Synthesis

  • R. K. Brayton, G. D. Hachtel, A.L.C.T. McMullen
  • 1984
Highly Influential
16 Excerpts

Self-timed VLSI systems,

  • C. L Seitz
  • Proc. Caltech Conf. on VLSI
  • 1979
Highly Influential
20 Excerpts

On read-once Boolean functions,

  • I. Newman
  • London Mathematical Society Lecture No te Series
  • 1992
Highly Influential
4 Excerpts

The limitation to delay-insensitivity in asynchronous circuits,

  • A. J. Martin
  • Proc. 6 MIT Conf. on Advanced Research in VLSI ,
  • 1990
Highly Influential
10 Excerpts

Similar Papers

Loading similar papers…