Self-Stabilization Testing of LUT-Based FPGA Designs by Fault Injection

@inproceedings{Bhnel2001SelfStabilizationTO,
  title={Self-Stabilization Testing of LUT-Based FPGA Designs by Fault Injection},
  author={Michael B{\"o}hnel and R. Weiss},
  booktitle={IOLTW},
  year={2001}
}
  • Michael Böhnel, R. Weiss
  • Published in IOLTW 2001
  • Computer Science, Engineering
  • New testing methods are required as the complexity of Field Programmable Gate Array (FPGA) designs grow rapidly and time-to-market demands shorten. In this paper we propose a new, physical fault injection method for the test of a system’s self-stabilizing property, that is its intrinsic ability to recover from transient faults. Therefore we inject transient faults in Look-Up Table (LUT)-based FPGA designs by dynamical, partial reconfiguration. 

    Topics from this paper.

    Fault injection emulator for field programmable gate arrays
    • 5
    • Highly Influenced

    References

    Publications referenced by this paper.
    SHOWING 1-2 OF 2 REFERENCES
    Fault emulation: A new methodology for fault grading
    • 105
    • Open Access
    Proceedings of the Seventh IEEE International On-Line Testing Workshop