Self-Stabilization Testing of LUT-Based FPGA Designs by Fault Injection

  title={Self-Stabilization Testing of LUT-Based FPGA Designs by Fault Injection},
  author={Michael B{\"o}hnel and R. Weiss},
New testing methods are required as the complexity of Field Programmable Gate Array (FPGA) designs grow rapidly and time-to-market demands shorten. In this paper we propose a new, physical fault injection method for the test of a system’s self-stabilizing property, that is its intrinsic ability to recover from transient faults. Therefore we inject transient faults in Look-Up Table (LUT)-based FPGA designs by dynamical, partial reconfiguration. 
Fault injection emulator for field programmable gate arrays
As the prevalence and size of Field Programmable Gate Arrays (FPGAs) has increased, so too has the complexity of manufacturing testing and defect diagnosis for yield enhancement. TheExpand
Speeding-up model-based fault injection of deep-submicron CMOS fault models through dynamic and partially reconfigurable FPGAS
Actualmente, las tecnologias CMOS submicronicas son basicas para el desarrollo de los modernos sistemas basados en computadores, cuyo uso simplifica enormemente nuestra vida diaria en una granExpand


Fault emulation: A new methodology for fault grading
A serial fault emulation algorithm enhanced by two speed-up techniques that uses the field programmable gate array (FPGA)-based emulation system for fault grading and shows that this approach could be several orders of magnitude faster than the existing software approaches for large sequential designs. Expand
Proceedings of the Seventh IEEE International On-Line Testing Workshop
  • Proceedings of the Seventh IEEE International On-Line Testing Workshop