Self-Amplified Dual Gate Charge Trap Flash Memory for Low-Voltage Operation

  title={Self-Amplified Dual Gate Charge Trap Flash Memory for Low-Voltage Operation},
  author={Ki-Hyun Jang and Hyun-June Jang and Jin-Kwon Park and Won-Ju Cho},
  journal={IEEE Electron Device Letters},
We propose a self-amplified charge trap Flash memory using the dual-gate (DG) mode operation based on the capacitive coupling between the front-gate and back-gate as a promising next-generation nonvolatile memory. It is found that the coupling ratio and memory window strongly depend on the thickness of the buried oxide (BOX) layer in the silicon-on-insulator (SOI) substrate. As the BOX thickness of the SOI substrate increases, the coupling ratio and memory window of Flash memory cells increase… CONTINUE READING
2 Citations
8 References
Similar Papers


Publications citing this paper.


Publications referenced by this paper.
Showing 1-8 of 8 references

Reliability of modified tunneling barriers for high performance nonvolatile charge trap Flash memory application

  • G.-H. Park, W.-J. Cho
  • Appl. Phys. Lett., vol. 96, no. 4, pp. 043503-1…
  • 2010
1 Excerpt


  • J.-P. Colinge
  • Silicon-On-Insulator Technology: Material to VLSI…
  • 2004
1 Excerpt

High suppressed short-channel effects in ultrathin SOI-n-MOSFET’s

  • E. Suzuki, K. Ishii, +5 authors H. Hiroshima
  • IEEE Trans. Electron Devices, vol. 47, no. 2, pp…
  • 2000
1 Excerpt

Data retention characteristics of MANOS-type Flash memory device with different metal gates at various levels of charge injection

  • M. Chang, T.-W. Kim, +6 authors H. Hwang
  • Microelectron. Eng., vol. 86, no. 7, pp. 1804…
  • 1804
1 Excerpt

Similar Papers

Loading similar papers…