Self-Adaptive Architecture for Multi-Sensor Embedded Vision System

@inproceedings{Isavudeen2015SelfAdaptiveAF,
  title={Self-Adaptive Architecture for Multi-Sensor Embedded Vision System},
  author={Ali Isavudeen and Eva Dokl{\'a}dalov{\'a} and Nicolas Ngan and Mohamed Akil},
  booktitle={MEMICS},
  year={2015}
}
Architectural optimization for heterogeneous multi-sensori¾źprocessing is a real technological challenge. Most of the vision systems involve only one single color sensor and they do not address the heterogeneous sensors challenge. However, more and more applications require other types of sensor, in addition, such as infrared or low-light sensor, so that the vision system could face various luminosity conditions. These heterogeneous sensors could differ in the spectral band, the resolution or… 
2 Citations
Algorithmes et architectures efficaces pour vision embarquée
TLDR
An efficient data structure proposal adapted to representing the CCT in embedded systems, a memory organization suitable for FPGA implementation by using on-chip memory and a customizable hardware accelerator architecture for CCT-based applications are discussed.
HDR
TLDR
An efficient data structure proposal adapted to representing the CCT in embedded systems, a memory organization suitable for FPGA implementation by using on-chip memory and a customizable hardware accelerator architecture for CCT-based applications are discussed.

References

SHOWING 1-10 OF 12 REFERENCES
Real-time tracking with an embedded 3D camera with FPGA processing
TLDR
A fast and effective node for 3D people tracking algorithm suited for implementation on embedded devices is proposed, aimed at raw people tracking within the sensed area of a single device.
A Real-Time Stereo SmartCam , using FPGA , SIMD and VLIW
TLDR
An FPGA is the heart of the system, its architecture is a synchronous ring with time interleaved dataslots, enabling virtually parallel image channels and a dense stereo vision algorithm is implemented on the platform.
DreamCam: A modular FPGA-based smart camera architecture
High Speed Dynamic Partial Reconfiguration for Real Time Multimedia Signal Processing
TLDR
This paper describes how a FPGA-based Multimedia Application (Audio-Video filtering), benefits from dynamic partial reconfiguration and a custom DPR controller: the Speed Efficient Dynamic Partial Reconfiguration Controller (SEDPRC).
Dynamically Reconfigurable Systems - Architectures, Design Methods and Applications
TLDR
This book presents a unique overview over the state of the art and recent results for dynamic and run-time reconfigurable computing systems.
Dynamically adaptable NoC router architecture for multiple pixel streams applications
TLDR
An adaptable ring-based interconnection network-on-chip (NoC) based on a new router architecture, with a dynamically adaptable internal datapath, which allows handling of multiple parallel pixel streams, is proposed.
Application of partial reconfiguration of FPGAs in image processing
TLDR
This paper introduces a Xilinx Virtex-5 FPGA based reconfigurable hardware accelerator system, which has been created mainly for image processing purposes and can be quickly reconfigured by using the partial reconfiguration capability of the FPGAs.
A novel Dynamic Partial Reconfiguration design for automatic white balance
TLDR
A novel, high-performance and cost-effective implementation of the Lam's auto white balance algorithm in Field Programmable Gate Arrays (FPGAs) using Dynamic Partial Reconfiguration (DPR) feature to exploit the FPGA resources over time and space is presented.
Image Sensors and Signal Processing for Digital Still Cameras
TLDR
This paper discusses the development of image sensors for digital still cameras, and some of the current and future designs of these devices and their applications are discussed.
Dynamically Reconfigurable Systems, Architectures, Design
  • Methods and Applications. Chapter
  • 2010
...
1
2
...