Segmented Bus Based Path Setup Scheme for a Distributed Memory Architecture

@article{Tajammul2012SegmentedBB,
  title={Segmented Bus Based Path Setup Scheme for a Distributed Memory Architecture},
  author={Muhammad Adeel Tajammul and Muhammad Ali Shami and Ahmed Hemani},
  journal={2012 IEEE 6th International Symposium on Embedded Multicore SoCs},
  year={2012},
  pages={67-74}
}
This paper proposes a composite instruction for path setup and partitioning of a network on chip using segmented buses. The network connects a distributed memory to a coarse grained reconfigurable architecture. The scheme decreases the partitioning and routing instruction in sequencers (S) for the nodes (N) from Nx3 to a single instruction. This reduction in instruction also bear a small performance benefit as less instructions are scheduled onto the network. Furthermore, it is possible to… CONTINUE READING

References

Publications referenced by this paper.
Showing 1-10 of 13 references

A unified approach to constrained mapping and routing on network-on-chip architectures

  • K. Goossens, A. Radulescu, A. Hansson
  • Hardware/Software Codesign and System Synthesis…
  • 2005
Highly Influential
5 Excerpts

Control scheme for a cgra

  • ——
  • Computer Architecture and High Performance…
  • 2010
1 Excerpt

Similar Papers

Loading similar papers…