Secured-by-design FPGA: look-up tables and switch-boxes

Abstract

A circuit technique based on hardware replication improves the robustness of the FPGA circuitry against dynamic and/or static power attacks. Due to its nMOS-MUX based structure, the proposed circuit also exhibits an increased robustness against early evaluation attacks and those based on glitches. The secured LUT and switch are 3.4× and 1.5&#x00D7… (More)

3 Figures and Tables

Cite this paper

@article{Almohaimeed2015SecuredbydesignFL, title={Secured-by-design FPGA: look-up tables and switch-boxes}, author={Ziyad Almohaimeed and Mihai Sima}, journal={2015 Nordic Circuits and Systems Conference (NORCAS): NORCHIP & International Symposium on System-on-Chip (SoC)}, year={2015}, pages={1-4} }