Secure JTAG Implementation Using Schnorr Protocol
@article{Das2013SecureJI, title={Secure JTAG Implementation Using Schnorr Protocol}, author={A. Das and Jean DaRolt and S. Ghosh and S. Seys and S. Dupuis and G. Natale and M. Flottes and B. Rouzeyre and I. Verbauwhede}, journal={Journal of Electronic Testing}, year={2013}, volume={29}, pages={193-209} }
The standard IEEE 1149.1 (Test Access Port and Boundary-Scan Architecture, also known as JTAG port) provides a useful interface for embedded systems development, debug, and test. In an 1149.1-compatible integrated circuit, the JTAG port allows the circuit to be easily accessed from the external world, and even to control and observe the internal scan chains of the circuit. However, the JTAG port can be also exploited by attackers to mount several cryptographic attacks. In this paper we propose… CONTINUE READING
Figures, Tables, and Topics from this paper
31 Citations
Access Port Protection for Reconfigurable Scan Networks
- Engineering, Computer Science
- J. Electron. Test.
- 2014
- 20
IJTAG Integrity Checking with Chained Hashing
- Computer Science
- 2018 IEEE International Test Conference (ITC)
- 2018
- 3
Fine-Grained Access Management in Reconfigurable Scan Networks
- Engineering, Computer Science
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- 2015
- 43
- PDF
Secure design-for-debug for Systems-on-Chip
- Computer Science
- 2015 IEEE International Test Conference (ITC)
- 2015
- 10
Test Versus Security: Past and Present
- Computer Science
- IEEE Transactions on Emerging Topics in Computing
- 2014
- 66
- PDF
References
SHOWING 1-10 OF 50 REFERENCES
Multi-level secure JTAG architecture
- Computer Science
- 2011 IEEE 17th International On-Line Testing Symposium
- 2011
- 17
Protected JTAG
- Computer Science
- 2006 International Conference on Parallel Processing Workshops (ICPPW'06)
- 2006
- 37
- Highly Influential
Anti-tamper JTAG TAP design enables DRM to JTAG registers and P1687 on-chip instruments
- Engineering, Computer Science
- 2010 IEEE International Symposium on Hardware-Oriented Security and Trust (HOST)
- 2010
- 53
An Area Optimized Reconfigurable Encryptor for AES-Rijndael
- Computer Science
- 2007 Design, Automation & Test in Europe Conference & Exhibition
- 2007
- 18
- PDF
Node Compromise in Sensor Networks: The Need for Secure Systems ; CU-CS-990-05
- Engineering, Computer Science
- 2005
- 232
- PDF
ASIC-hardware-focused comparison for hash functions MD5, RIPEMD-160, and SHS
- Engineering, Computer Science
- Integr.
- 2007
- 22
Integrated LFSR Reseeding, Test-Access Optimization, and Test Scheduling for Core-Based System-on-Chip
- Computer Science
- IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems
- 2009
- 36
- PDF