Scheduling time-constrained instructions on pipelined processors

  title={Scheduling time-constrained instructions on pipelined processors},
  author={Allen Leung and Krishna V. Palem and Amir Pnueli},
  journal={ACM Trans. Program. Lang. Syst.},
In this work we investigate the problem of scheduling instructions on idealized microprocessors with multiple pipelines, in the presence of precedence constraints, release-times, deadlines, and latency constraints. A latency of <italic>l<subscrpt>ij</subscrpt></italic> specifies that there must be at least <italic>l<subscrpt>ij</subscrpt></italic> time-steps between the completion time of instruction <italic>i</italic> and the start time of instruction <italic>j</italic>. A latency of <italic>l… CONTINUE READING
11 Citations
15 References
Similar Papers


Publications citing this paper.
Showing 1-10 of 11 extracted citations


Publications referenced by this paper.
Showing 1-10 of 15 references

Reduced Instruction Set Computer Architecture for VLSI

  • M. Katevenis
  • MIT Press, Cambridge, Mass.
  • 1984
Highly Influential
11 Excerpts

On the complexity of precedence constrained scheduling

  • K. Palem
  • Tech. Rep. TR-86-11, University of Texas, Austin…
  • 1986
Highly Influential
4 Excerpts

Scheduling a production line to minimize maximum tardiness

  • J. R. Jackson
  • Tech. Rep. 43, Management Science Research…
  • 1955
Highly Influential
4 Excerpts

Similar Papers

Loading similar papers…