Scan Islands - A Scan Partitioning Architecture and its Implementation on the Alpha 21364 Processor

@inproceedings{Bhavsar2002ScanI,
  title={Scan Islands - A Scan Partitioning Architecture and its Implementation on the Alpha 21364 Processor},
  author={Dilip K. Bhavsar and Richard A. Davies},
  booktitle={VTS},
  year={2002}
}
The paper presents a pragmatic scan partitioning architecture that allows less than perfect scan design in high performance, VLSI circuits to costeffectively achieve test development and manufacturing test goals. The paper then describes an implementation of the architecture on Compaq’s Alpha 21364 microprocessor. 

From This Paper

Figures, tables, results, connections, and topics extracted from this paper.
7 Extracted Citations
10 Extracted References
Similar Papers

Referenced Papers

Publications referenced by this paper.
Showing 1-10 of 10 references

A 1.2GHz Alpha Microprocessor with 44.8 GB/sec of Chip pin Bandwidth

  • A. K. Jain, et. al.
  • Int’l Solid State Circuits Conf., pp. 240-241…
  • 2001
1 Excerpt

Scan Islands – An Architecture for Cost- Efficient Scan Testing of High Performance VLSI Circuits

  • D. K. Bhavsar, R. A. Davies
  • North Atlantic Test Workshop, May 2001…
  • 2001

Test and Debug Features of AMD K7 Microprocessors

  • T. J. Wood
  • Int’l Test Conf., pp. 130-136, September 1999.
  • 1999
1 Excerpt

Similar Papers

Loading similar papers…