Scaling of stack effect and its application for leakage reduction

@inproceedings{Narendra2001ScalingOS,
  title={Scaling of stack effect and its application for leakage reduction},
  author={Siva G. Narendra and Vivek De and Dimitri A. Antoniadis and Anantha Chandrakasan and Shekhar Y. Borkar},
  booktitle={ISLPED '01},
  year={2001}
}
Technology scaling demands a decrease in both V/sub dd/ and V/sub t/ to sustain historical delay reduction, while restraining active power dissipation. Scaling of V/sub t/ however leads to substantial increase in the sub-threshold leakage power and is expected to become a considerable constituent of the total dissipated power. It has been observed that the stacking of two off devices has smaller leakage current than one off device. In this paper we present a model that predicts the scaling… Expand
Scaling – Its Effect on Leakage Reduction
This document presents the effects of scaling towards leakage power reduction. Scaling advanced CMOS technology to the next generation improves performance, increases transistor density, and reducesExpand
Impact of process scaling on the efficacy of leakage reduction schemes
The effects of technology scaling on three run-time leakage reduction techniques (Input Vector Control, Body Bias Control and Power Supply Gating) are evaluated by determining their limits andExpand
Leakage current reduction in CMOS circuits using stacking effect
Volume 2, Issue 11, November 2013 Page 213 Abstract Due to the growing impact of subthreshold and gate leakage, static leakage is contributing more and more towards the power dissipation in deepExpand
Comparison among Different Cmos Inverter for Low Leakage at Different Technologies
In CMOS circuits, the reduction of the threshold voltage due to voltage scaling leads to increase in sub threshold leakage current and hence, static power dissipation. In the nanometer technologyExpand
Leakage Power Reduction for Logic CircuitsUsing Variable Body Biasing Technique
TLDR
This work proposes a new leakage reduction technique, named “variable body biased keeper”, which can be applied to general logic circuits as well as memory and can employ dual Vth technologies reducing leakage power with the area and delay overhead. Expand
VCLEARIT: a VLSI CMOS circuit leakage reduction technique for nanoscale technologies
TLDR
Experiments conducted on a variety of multi-level combinational MCNC'91 benchmarks show significant savings in leakage power, with lesser area and delay penalty using the leakage reduction technique when compared to other techniques. Expand
Comparative Analysis Of Cmos Inverter For Low Leakage Power
In CMOS circuits, the reduction of the threshold voltage due to voltage scaling leads to increase in sub threshold leakage current and hence, static power dissipates. In the nanometer technologyExpand
FELERION: a new approach for leakage power reduction
The circuit proposed in this paper simultaneously reduces the sub threshold leakage power and saves the state of art aspect of the logic circuits. Sleep transistors and PMOS-only logic are used toExpand
Analysis and Comparison of Leakage Power Reduction Techniques for VLSI Design
Gadgets consuming less power have risen as a well-known subject in the cutting-edge electronics industry. Decrease in consumption of power makes a device increasingly dependable and productive. As aExpand
Leakage power analysis of 25-nm double-gate CMOS devices and circuits
Leakage power and input pattern dependence of leakage for extremely scaled (L/sub eff/=25nm) double-gate (DG) circuits are analyzed, compared with those of conventional bulk-Si counterpart.Expand
...
1
2
3
4
5
...

References

SHOWING 1-10 OF 18 REFERENCES
A new technique for standby leakage reduction in high-performance circuits
  • Y. Ye, S. Borkar, V. De
  • Computer Science
  • 1998 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.98CH36215)
  • 1998
A new standby leakage control technique, which exploits the leakage reduction offered by transistor stacks with "more than one 'off' device", demonstrates 2/spl times/ reduction in standby leakageExpand
Technology and design challenges for low power and high performance
We discuss key barriers to continued scaling of supply voltage and technology for microprocessors to achieve low-power and high-performance. In particular, we focus on short-channel effects, deviceExpand
A gate-level leakage power reduction method for ultra-low-power CMOS circuits
  • J.P. Halter, F. Najm
  • Engineering
  • Proceedings of CICC 97 - Custom Integrated Circuits Conference
  • 1997
In order to reduce the power dissipation of CMOS products, semiconductor manufacturers are reducing the power supply voltage. This requires that the transistor threshold voltages be reduced as wellExpand
Estimation of standby leakage power in CMOS circuits considering accurate modeling of transistor stacks
TLDR
Results on a large number of benchmarks indicate that proper input selection can reduce the standby leakage power by more than 50% for some circuits. Expand
Physics and technology of ultra short channel MOSFET devices
It is pointed out that, as MOSFET channel lengths are scaled below about 0.15 mu m, nonstationary carrier transport effects become increasingly important. These effects can result in increased drainExpand
CMOS scaling beyond 0.1 /spl mu/m: how far can it go?
  • Y. Taur
  • Materials Science
  • 1999 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers. (Cat. No.99TH8453)
  • 1999
This paper discusses the issues, challenges, and possible directions for further scaling and performance gains beyond 0.1 /spl mu/m CMOS. Gate oxides, already down to a few atomic layers thick, willExpand
Threshold voltage model for deep-submicrometer MOSFETs
The threshold voltage, V/sub th/, of lightly doped drain (LDD) and non-LDD MOSFETs with effective channel lengths down to the deep-submicrometer range has been investigated. Experimental data showExpand
CMOS technology scaling for low voltage low power applications
This paper reports the scaling guidelines for CMOS technologies optimized for supply voltages lower than standard values in low power applications. The optimum device structures for severalExpand
Emerging power management tools for processor design
TLDR
An overview of traditional power simulation tools is presented and two emerging power management design technologies are discussed: power distribution integrity analysis and standby current measurement and optimization. Expand
A high-performance sub-0.25 /spl mu/m CMOS technology with multiple thresholds and copper interconnects
  • L. Su, R. Schulz, +26 authors B. Davari
  • Engineering
  • 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216)
  • 1998
A sub-0.25 /spl mu/m technology in manufacturing that is targeted for high-performance CMOS applications is discussed. Aggressive groundrule scaling including SRAM cell size down to 5.4 /spl mu/m/supExpand
...
1
2
...